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Power Distribution Network (PDN) for Printed Circuit Board (PCB) design 
requires proper power integrity analysis. In order to deliver a low-ripple DC voltage from 
a Voltage Regulator Module (VRM) to an Integrated Circuit (IC), a certain target input 
impedance should be achieved. Developing simple physics-based equivalent circuit 
models are essential for understanding how a system works and making crucial design 
decisions. In this work, the input impedance of a decoupling capacitor due to traces, pads 
and via discontinuities are investigated using the Physics-based Model Size Reduction 
(PMSR) method. Various decoupling capacitor connection methods are compared and 
design guidelines are provided for reducing the equivalent inductance to meet target 
impedance requirements. It is shown that a shared pad having 179 pH equivalent Labove 
loop inductance is a better design choice as compared to a doublet or shared via design 
with 218 pH and 406 pH Labove loop inductance respectively. 
The second part of this thesis relates to BroadR-Reach® technology, a point-to-
point Ethernet Physical Layer (PHY) standard, which is used in automotive applications. 
This technology allows full-duplex communication between two devices over a single, 
Unshielded Twisted wire Pair (UTP) cable. Here, alien crosstalk in a 6 UTP bundle is 
investigated for meeting electromagnetic compatibility requirements. The performance of 
Alien Near-End and Far-End Crosstalk of two different UTPs with and without an inline 
Circular Plastic Connector (CPC) are compared to standard limits. An inline connector in 
the middle of a 15 m 6 UTP cable bundle, with a 25 cm untwisted region fails the 
PSANEXT standard limit by 4 dB at 100 MHz, while the same bundle without the 
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System level modelling and standard regulations are two of the main research 
areas in Electromagnetic Interference (EMI) and Electromagnetic Compatibility (EMC). 
At first it may seem like system level modelling and standard regulations are two 
different topics, however it should be noted that they are strongly related to each other 
under the concept of EMI/EMC. System level modeling helps us to understand which 
part of the system contributes towards EMI/EMC problems, which may result in a failure 
under standard requirements.  
A Power Distribution Network (PDN) should deliver a low-ripple DC voltage 
from a Voltage Regulator Module (VRM) to an Integrated Circuit (IC). Global and local 
decoupling capacitors are used for power noise regulation in VRM designs. Via 
connections throughout the PCB layers are used for connecting decoupling capacitors to 
power and ground layers or fills. The input impedance looking from the IC into the PDN 
structure determines the voltage ripple. Analyzing the equivalent circuit of the PDN 
assists in the design of Printed Circuit Boards (PCB). Observing the system response 
does not give a good idea about how to change the PDN design which makes it difficult 
to make decisions on design changes in the system. The main objective of the modeling 
problems studied here is to investigate various decoupling capacitor connection methods 
and provide design guidelines for reducing the equivalent inductance and meeting target 
impedance requirements. Simple physics-based equivalent circuit models are essential for 
understanding the underlying physics that causes the resulting inductance. Partial 
Element Equivalent Circuit (PEEC) method transfers an electromagnetic domain problem 
to a circuit level problem. A Physics-based Model Size Reduction (PMSR) method, based 
on this PEEC solution, was previously proposed and applied for DC capacitor block 
modeling for power electronic systems [1]. PMSR technique generates small, equivalent 
circuits based on the geometry of the structure. As this method is physics driven, each 
element of the circuit can be easily related to a corresponding geometry in the structure. 
This method is used here to better understand the causes of inductance associated with 




Another contribution of this work is towards the investigation of alien crosstalk in 
a BroadR-Reach® protocol based system. Alien crosstalk represents an unknown source 
coupling into the link segment. BroadR-Reach® technology is a point-to-point Ethernet 
Physical Layer (PHY) standard which is used in automotive connectivity applications. 
This is an upcoming technology, which allows full-duplex communication between two 
devices over a single, Unshielded Twisted Pair (UTP) cable. The BroadR-Reach® 
protocol realizes simultaneous transmission and reception operations through an UTP 
cable at 100Mb/s. Thus the frequency range for the PHY is significantly increased 
compared to the previous Controller Area Network (CAN) standard, where data 
transmission speed is limited to 10Mb/s. It is necessary for systems with a BroadR-
Reach® Ethernet PHY to meet the EMC requirements for automotive applications.  
A particular application involving a bundle of 6 UTP’s gives rise to a scenario 
with one victim pair and 5 aggressors. Alien crosstalk is generally present when cables 
are bundled together. This crosstalk noise may also occur from unknown sources outside 
the cable bundle that can couple into the link segment via electric and magnetic fields. 
For meeting new standard requirements, different automotive cables and connectors were 
tested to check if they meet the standard requirements. A methodology and testing 
procedure for Power Sum Alien Near-End Crosstalk and Power Sum Alien Equal Level 
Far-End Crosstalk was developed. Two cables with and without an inline Circular Plastic 
Connector (CPC) were tested for their compliance towards the standards. The effect of 
the untwisted region at the connector was also investigated. 
The overall structure of the thesis is as following. Section 2 relates to the effect of 
PCB planes and via discontinuities on the input impedance looking into a decoupling 
capacitor. Various decoupling capacitor connection methods are compared and design 
guidelines are provided based on equivalent circuits obtained using the PMSR method. 
Section 3 demonstrates the methodology, the testing procedure, and experimental results 
for Power Sum Alien Near-End Crosstalk and Power Sum Alien Equal Level Far-End 





2. PHYSICS-BASED MODEL SIZE REDUCTION 
2.1. INTRODUCTION 
A high speed Printed Circuit Board (PCB) requires proper power integrity 
analysis. One of the important considerations for a high speed PCB is the design of the 
Power Delivery Network (PDN). The PDN should deliver a low-ripple DC voltage from 
a Voltage Regulator Module (VRM) to an Integrated Circuit (IC). Global and local 
decoupling capacitors are used for power noise regulation in VRM design. Via 
connections throughout the PCB layers are used for connecting decoupling capacitors to 
power and ground layers or fills. The input impedance looking from the IC into the PDN 
determines the voltage ripple from the VRM [2], [3].  There is a lot of ongoing research 
regarding the input impedance calculation. One such approach is to create an equivalent 
circuit of the PCB PDN layers using the cavity model [4]. In this paper, the input 
impedance due to the PCB planes and via discontinuities was investigated. Various 
decoupling capacitor connection methods were compared and design guidelines were 
provided so as to reduce the equivalent inductance and thus meet the target impedance 
requirements. However, the equivalent inductance for these models does not include the 
inductance of the decoupling capacitors and connecting traces and pads. Here, Labove 
refers to the total equivalent inductance above the top GND plane looking into the 
decoupling capacitor, while Lbelow refers to the total equivalent inductance below top 
GND plane through all the PCB layers till the IC (Figure 2.1). In some cases Labove 
dominates Lbelow, especially when the PCB thickness is small or when there are long 
traces between the pads and vias. Thus a thorough investigation of the different capacitor 
connection configurations is necessary.  
Developing simple physics-based equivalent circuit modes are essential for 
understanding the physics of the system. The Partial Element Equivalent Circuit (PEEC) 
method converts an electromagnetic domain problem into a circuit problem. However, 
the resulting circuit model is so complex that it prevents the designer from having an 
intuitive understanding of the underlying causes of problems. There are several other 
reduction techniques developed for obtaining small, accurate equivalent circuits. The 




large PEEC circuit models. However, the circuit generated does not relate to the 
geometry, because the reduction is purely mathematical. In [6] and [7], an equivalent 
SPICE circuit model is obtained from impedance parameters determined using 3D full-
wave simulations, where model reduction is obtained based on the equivalent circuits for 
the dominant eigenvalues of a structure. Derived Physically Expressive Circuit Model 
(DPECM) [8], [9] uses the Y-to-Δ transformation to combine all insignificant internal 
nodes in a coupling circuit model so that a resultant circuit contains only the essences of 
the original. DPECM method seems to work on narrow band RF models only. Different 
equivalent circuits are required for different frequency range using DPECM. Most power 
electronics models need a DC solution. So do Power Distribution Network (PDN) 
circuits. Recently, Physics-Based Model Size Reduction (PMSR) method was proposed 
and applied for a DC capacitor block in [1]. The equivalent circuit obtained using PMSR 
method is strongly correlated to the real geometry. This technique is used here to study 
decoupling capacitor connection methods. Efficiency is not an issue in this problem, but 
it is essential to understand the underlying physics to drive design guidelines and 
improved connection strategies. 
In this work, the Labove of three different designs for decoupling capacitor 
connection methods are investigated and characterized. For better understanding of the 








2.2. PEEC FORMULATION 
The Partial Element Equivalent Circuit (PEEC) Method was developed by Dr. 
Ruehli, starting as early as 1972 [10]. Since then PEEC modeling is widely used in 
Electromagnetic (EM) problem solving. A lot of research has been done on using the 
PEEC method in the time and frequency domain. PEEC converts an electromagnetic 
domain problem into the circuit domain, where SPICE-like circuit solvers can be applied 
for equivalent circuit analysis. PEEC models electric field interactions as capacitances 
and magnetic field interactions as inductances. The advantage of the method is that an 
interconnect geometry can be represented as a circuit model, where linear and non-linear 
elements can be later added and solved. Moreover, by using the PEEC method it is easy 
to separate the resistive, capacitive and inductive effects. 
To apply the PEEC method, all of the conductors in the problem must first be 
subdivided into N canonical primitive structures, such as rectangular cells, for which 
formulas for capacitance, resistance, partial self and mutual inductances are known. 
There are two different capacitive and inductive cells as shown in Figure 2.2. It is 
assumed that currents in vertical ( xJ ) and horizontal ( yJ ) inductive cells and charge 
densities ( q ) in the capacitive cells are uniform. Solution accuracy increases for smaller 
mesh cells where assumption of current and charge uniformity holds good. Potential 
coefficients (inverse of capacitance matrix) calculated from charge density over each 
capacitive cell are defined at the nodes. Each inductance in a branch, between the nodes, 
is obtained from the current over vertical and horizontal inductive cells. The resistance 
and partial self-inductance of each branch is computed along with the partial mutual-
inductance between each pair of branches. An example of a classic PEEC cell is shown 
on Figure 2.3. For n  number of capacitive cells and m  vertical and horizontal branches, 
resistive and inductive m m matrices and capacitive n n  matrix are assembled. 
By satisfying Kirchhoff’s voltage (KVL) and current laws (KCL), a solver for the 
PEEC method can be constructed. The solution of PEEC models is based on the Modified 
Nodal Analysis (MNA) method. The MNA is one of the well-known general formulation 
methods based on KVL and KCL, which is widely used in circuit simulators such as 




RLGC elements, independent current and voltage sources and unknown nodal voltages 
and branch currents in a matrix equation as in (1). 
 
 ( ) ( ) ( )C G X Xins s s     (1) 
 
where RLGC elements are defined in ( ),C Gs  ( )X s is vector of unknown nodal voltages 















The PEEC tool used in this study is based on the analytical closed form solutions 
for the partial elements of a zero thickness conductor [10]. Retardation effect is not taken 
into account for the power integrity applications studied here, as the structures are small 
compared to a wavelength. 
 
 
2.3. PMSR METHOD 
The Physics-based Model Size Reduction (PMSR) method aims to reduce a 
conventional PEEC model into a macromodel such that key electro-physical 
characteristics can be represented with a relatively simple circuit structure [1]. PMSR 
starts with a complex PEEC model solution that is effective up to the highest frequency 
of interest. Based on the geometry, nodes are selected within the original PEEC model 
which will remain in the reduced model. Lumped RLGC elements will be estimated at or 
between these nodes from the original model. Once the PMSR model is obtained, all the 
non-parasitic lumped elements (not associated with the PEEC model) are added to the 
circuit to form the "final" model. The connectivity matrix, Ar , for a reduced equivalent 
circuit is defined. Calculation of reduced RLC circuit matrices are performed separately. 
2.3.1. Resistance and Inductance Matrices Reduction. As mentioned above, 
reduction is based on the original PEEC model. Equation (2) shows the general form of 
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     
  (2) 
 
where C , L and R  matrices contain capacitive, inductive and resistive elements 
respectively which are calculated based on PEEC formulation; A  is the connectivity 
matrix with relation between nodes and branches; p are unknown nodal potentials; IL  
are unknown branch currents; B  is an input selector matrix; Iin  is the known input 
current source vector matrix; 2s f in frequency domain. 
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 ( ) ( ) ( )C G X BXins s s    (6) 
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The general form of the MNA for the reduced circuit is shown in (8), with the 
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Multiplying A Tr to both sides in the first equation in (9) yields (10).  
 





ILr  can be found from (10) and is expressed as in (11), with the assumption that the 
inverse of A ATr r exists. 
 
 1( )I A A A IT TLr r r r in
   (11) 
 
By substituting (11) into the second equation of (9), equation (12) is obtained. 
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      (12) 
 
Equation (12) is rewritten for unknown nodal voltages, which is equal to the product of 
the impedance and the source current in (13).  
 
 
1( )( )A L R A A A IT T Tr pr r r r r r ins
     (13) 
 
The main idea under the PMSR method is that the reduced model voltages at the 
ports are the same as the PEEC original model (
pr  and p ). Thus (13) is equal to the 
port impedance of the original PEEC model and can be expressed as (14). 
 
 
1( )( )A L R A A A I A Z IT T T Tr pr r r r r r in r port ins
      (14) 
 
From (14), it can be shown that port impedances of the reduced and original 
models are equal to each other as in (15). 
 
 
1( )( )Z L R A ATport r r r rs
    (15) 
 
Reduced circuit inductance and impedance matrixes are determined from (15) and 
are shown in (16).  
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The PMSR inductance matrix reduction is based on the assumptions that the 
capacitance in the system is equal to zero, or is negligible and port impedances before 
and after the reduction models are equal.  
2.3.1.1 The reduced system nodes. The reduced system nodes remain in the 
reduced model from the original PEEC. By selecting several nodes for the equivalent 
circuit, the accuracy of the circuit behavior compared to the original circuit is decreased, 
especially at high frequencies. In [6] a limitation of the equivalent circuit representation 
is well described. One of the factors is that the electric circuit cannot describe a wave 
phenomena. Secondly, the equivalent circuit has an upper limit in the frequency domain 
for which it is accurate. For some applications, however, capturing the high frequency 
behavior may not be required.  
The location and number of reduced system nodes are decided by the user 
according to the desired equivalent circuit model. For example, reduced system nodes are 
placed where lumped elements and ports are located. In the case when an inductive effect 
dominates, the reduced system nodes should be placed along the current path.  
2.3.1.2 Breaking the loop. The reduction technique is about finding the port 
impedance between two selected system nodes, which is defined by the potential 
difference between the points divided by the current. In case there are two current paths 
between the two reduced system nodes in the reduced model (Figure 2.4 a), A ATr r  is not 
invertible. The reduced connectivity matrix Ar  is singular, because its columns are 
linearly dependent on each another. In this situation, the PMSR technique provides a 
possibility to define equivalent partial inductance models for two current paths by 
breaking the loop. 
The process of breaking the loop is to create temporary additional reduced system 
nodes, so that two inductive branches are independent and the current path between nodes 
in the intermediate model can only go through one set of independent branches (Figure 
2.4 b). Breaking the loop makes A ATr r  invertible. In the final stage, the inductive 
branches are reconnected again (Figure 2.4 c). 
Breaking the loop in the MNA matrix is implemented in the following way. In the 




temporary node. Branches connected to the original node are split between these two 





a) b) c) 
Figure 2.4. a) Example of the part of the circuit where two current paths are defined 
between two reduced system nodes. b) Intermediate model with broken loop. c) The final 
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Breaking the loop is not always necessary. It is required only when more than one 
current path is defined between two reduced system nodes in the reduced model. In other 
cases, even with closed loops, breaking is not mandatory.  
Breaking the loop is not only for making A ATr r  invertible. It also gives physical 
meaning to the reduced model, which is the main objective of this technique. 
The PMSR technique can be applied to a simple structure with both a closed and a 
semi closed layout as shown in Figure 2.7 a. This structure provides a good example of 
why breaking the loops is required for maintaining the physical insight into the system. 
First, the PEEC method is applied and the partial RLC elements are obtained. Figure 2.7 
b shows the partial inductance circuit super imposed on the layout. Using PMSR 
technique the original circuit in Figure 2.8 a is simplified and reduced to an equivalent 
circuit as shown in Figure 2.8 b. Self and mutual inductance terms for the original circuit 






Figure 2.7. a) Simple structure with a closed and a semi closed loop [1]; b) Partial 
inductance circuit super imposed on the layout 
 
 
Nodes 2, 4, 5 and 6 of the original model are selected as reduced system nodes. In 
this case, breaking the loop is not necessary for reduction, because A ATr r  is invertible. 
The reduced circuit elements without the intermediate breaking loop stage are listed in 




model should be broken at the # 4 reduced system node. In the original PEEC model, 
breaking the loop is done as shown in Figure 2.9. Branches are separated with additional 
temporary nodes, so that the two current paths are isolated from each other. The 
equivalent circuit elements when the loop is broken at reduced system node # 4 at the 
intermediate stage are listed in Table 2.3. For validation purposes, the original circuit can 










Figure 2.9. Breaking the loop based on the geometry 
 
 
Regardless of whether the loop was broken, the total input impedance between 




inductances are different. The values of inductance found analytically for the reduced 
model validates the correctness of the values obtained by first breaking the loop.  
It should be noted that if node 2, 4 and 6 were selected as reduced system nodes, 
breaking the loop would be necessary regardless. This is so as the two current paths 
would have been defined between node 2 and node 4, thus Ar  matrix is singular. 
 
 
Table 2.1. Partial inductances of the original model in [nH] 
 
Lp11 Lp22 Lp33 Lp44 Lp55 Lp66 Lp77 
36.5 18.3 30.4 24.3 24.3 18.3 18.3 
 
Lp13 Lp15 Lp17 Lp24 Lp26 Lp35 Lp37 Lp46 Lp57 
6.5 3.9 3.8 2.3 0.9 4.2 2.1 2.8 2.8 
 
 
Table 2.2. The reduced equivalent circuit inductances without breaking the loop in [nH] 
 
LR11 LR22 LR33 LR44 
26.7 31.4 55.1 19.0 
 
LR12 LR13 LR14 LR23 LR24 LR34 
-19.5 1.4 7.2 0.5 11.9 1.9 
 
 
Table 2.3. The reduced equivalent circuit inductances with broken loop at node 4 in [nH] 
 
LR11 LR22 LR33 LR44 
36.5 48.7 55.3 24.3 
 
LR12 LR13 LR14 LR23 LR24 LR34 




Table 2.4. Analytically solved reduced model 
 
Element Equals to Value [nH] 
LR11 Lp11 36.5  
LR22 Lp22 + Lp33 48.7  
LR33 Lp55 + Lp66 + Lp77 - 2Lp57 55.3  
LR44 Lp44 24.3  
LR12 -Lp13 -6.3  
LR13 Lp15-Lp17 0.1  
LR14 0 0  
LR23 Lp26 - Lp35 + Lp37 -1.2  
LR24 Lp24 2.3  
LR34 Lp46 2.8  
 
 
Table 2.5. Equivalent loop inductance between node 5 and 6 
 
Before Reduction 
Reduced circuit with 
broken loop 
Reduced circuit without 
breaking the loop 
36.08 nH 36.08 nH 36.08 nH 
 
 
2.3.2. Capacitance Matrix Reduction. For capacitance model reduction, it is 
proposed that capacitive cells can be grouped around the reduced system nodes – the 
same reduced system nodes that are used for inductance model reduction [1]. Reduction 
is done by assuming that the group member nodes have the same potential. The groups 
around the reduced system nodes are formed based on the voltage distribution over the 
geometry. 
For illustration, the voltage distribution over a metal plate was calculated using a 
complete PEEC model as shown in Figure 2.10. Four groups around four reduced system 




Capacitive groups grow around reduced system nodes. Reduction is done by 
mapping the same potential within a group in the following way: 
 Voltage distribution for a chosen frequency is calculated based on the original 
PEEC model. 
 A neighboring nodes of the reduced system nodes are found from connectivity 
A matrix 
 The neighboring node with voltage nodeV  is considered a part of group of 
reduced system node with baseV value, if condition (17) is satisfied. 
 






   (17) 
 
where nodeV is nodal voltage of the neighboring node of the reduced system node where 
nodal voltage is baseV  and tol  is tolerance. 
 Groups spread simultaneously until all cells belong to a group. 
Considering a simple test case with n  capacitive cells and dividing them into two 
groups with the same potential each, the relation between potentials and charges are 
expressed in (18).  
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The same potential can be set to one half of the n cells and another potential to another 
half of the cells (in order to get two distinct groups), by assigning '  and "  potentials 
to each group as in (19), (20). 
 
 1 2 /2 'n      (19) 





Considering assumptions (19) and (20) the system in (18) can be rewritten as (21).  
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The resulting reduced capacitance matrix consists of two self and two mutual 
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Figure 2.11. Capacitance grouping example based on voltage distribution 
 
 
The same approach is used for more than two groups. Using such a grouping 
method, the capacitance model is significantly reduced while preserving the relation 
between elements in the reduced model and geometry. Using this grouping approach a 
reduced model for capacitance is obtained.  
It should be noted that capacitance groups are based on voltage distribution, 
which changes with a change in the frequency. Thus capacitance groups are highly 
dependent on the selected frequency; here it is referred as a reduction frequency.  An 
example of two parallel plates is investigated as shown in Figure 2.12.  
The input impedance looking from the current source is analyzed. Reduction is 
tested for three different reduction frequencies. Impedance before and after reduction are 
compared from frequencies of 10 MHz up to 1 GHz as shown in Figure 2.13, for different 













Figure 2.13. Input impedance before and after reduction of the test geometry. The cutoff 









































PMSR at 90 MHz
PMSR at 600 MHz




According to Figure 2.13, the reduced model shows good accuracy until 500 MHz 
if the capacitance reduction is performed at structure resonant frequency. Projectional 
groups are created at the resonance frequency – that is, where the geometry of groups on 
the top plate match the geometry of groups on the bottom plate. This grouping is due to a 
standing wave in the structure. At the resonance frequency, a similar voltage distribution 
appears on the upper and lower conductors. It is recommended to use system resonance 
frequency for obtaining projectional capacitance groups.  
One important feature of the grouping method is that the resulting capacitances 
are “real”, in the sense that the self-capacitances in the reduced model is positive so long 
as the self-capacitances in the original model are positive.  Using a fine mesh improves 
the likelihood that the capacitances are positive, and thus are physically meaningful. 
Using a course mesh to generate the original model (perhaps in an attempt to keep the 
original model simple) may result in negative capacitance values, which detracts from the 
usefulness of the model.  
 
 
2.4. L ABOVE INDUCTANCE CALCULATION USING PMSR METHOD 
In this section, the PMSR method is used to obtain an equivalent circuit for 
different designs of decoupling capacitor connection methods. As mentioned earlier, 
Labove refers to the total equivalent inductance above the top GND plane, including the 
capacitor parasitic inductance, trace inductance, and pad and via inductances. The 
objective of this work is to better understand and improve methods of placing decoupling 
capacitors. Here the capacitor internal inductance is ignored as this does not have an 
effect on the design of the connection. Including the capacitor’s internal inductance will 
increase the overall inductance value in the system, but the trend with and without this 
internal inductance will remain the same.  
In article [13], circuit macromodels for decoupling capacitors including the local 
environment were constructed. It is shown that a decoupling capacitor model is highly 
influenced by the connections and other mounting details, such as the distance to the 
nearest ground plane. To keep the computational time reasonably low, a simplified 3 






Figure 2.14. The simplified 3 layer 0402 capacitor model with traces and pads 
 
 
The impact of the ground plane under the capacitor macromodel is analyzed using 
the full-wave PEEC tool. It was observed that the total inductance which includes the 
pad, trace and internal capacitor inductances are influenced by the ground plane. These 
values are listed in the Table 2.6. 
 
 
Table 2.6. Comparison of macromodel inductances of 0402 capacitor model 
 
Model Details Spacing to ground Total Inductance 
PEEC model with ground plane 5 mils 340 pH 
PEEC model with ground plane 30 mils 390 pH 
PEEC model without ground under capacitor ∞ 570 pH 
 
 
2.4.1. Shared Via Design. One of the ways of placing two decoupling capacitors 
is using shared vias is shown on Figure 2.15. Decoupling capacitors are often referred to 
as decaps. Here they are placed 0.1702 mm above the reference plane. 
Power and ground vias with drill sizes of 0.254 mm, pad dimeters of 0.538 mm and anti-
pad diameters of 0.762 mm, connect traces to the reference plane. Decoupling capacitors 




dimensions are defined for 0805 package size capacitors in Figure 2.15. Shared via 
configuration top and side views are shown in Figure 2.15 and Figure 2.16 respectively. 
The shared via design was modeled using quasi-static PEEC tool using the Free 
Space Green’s Function. Due to PEEC tool limitations of solving cylindrical shape 
geometries, analytical expressions (23) and (24) are used for via partial self and mutual 
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Figure 2.15. Top view of the shared via decoupling capacitors connection method. The 






Figure 2.16. Side view of the shared via decoupling capacitors connection method 
 
 
PEEC model was reduced to an equivalent simplified circuit model using the 
PMSR technique as shown in Figure 2.17 a. In Figure 2.17 b the circuit diagram of the 
equivalent model is presented in an intuitive way. It should be noted that the equivalent 






Figure 2.17. a) Physics-based reduced equivalent circuit for the shared via design;          








Figure 2.18. Equivalent model super imposed on the shared via geometry 
 
 
All the self and mutual open loop inductances of the simplified circuit using the 
PMSR technique are listed in Table 2.7. After solving the reduced model using MNA, the 
input impedance was obtained by dividing the voltage difference at the port points by the 
value of the source current. Equivalent inductance can be extracted from the impedance 







   (25) 
 
where Z  is the input impedance in ohms at f  frequency in Hz. 
For equivalent circuit validation, the Labove for the circuit (Figure 2.17 b) can be 
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Commercial full wave simulation tools cannot generate equivalent circuit 
elements as shown in Figure 2.17 a. For validation purposes, the total equivalent 




EMCoS EMC Studio was used for PMSR validation. EMC Studio is a powerful 
program package for EMC/EMI problem analysis. It is based on Method of Moments 
(MoM) approach [11]. 
The input impedance of the system obtained from the PEEC method, from EMC 
Studio, and from the PMSR circuit reduction are compared in Figure 2.19. The values of 





Figure 2.19. The input impedance vs. frequency for a shared via geometry 
 
 
The difference between EMC Studio simulations and PEEC result is about 11%. 
In the PEEC model, the via is approximated as a wire and an analytical formula is 
applied. In case when vias are closed to each other, the current distribution over the 
surface is not uniform anymore. Thus approximating the vias as a wire results in this 
small discrepancy between the PEEC and EMC Studio results. Based on this assumption, 















































Table 2.7. Self and mutual open loop inductances of the simplified circuit obtained using 
PMSR method for a shared via geometry 
 
Lp11,via Lp22,via Lp12,via Lol11,trace Lol22,trace Lol12,trace Lol11,plane Lol12,PlanetoTrace 
20 pH 20 pH 2.9 pH 621 pH 621 pH 6.4 pH 85 pH 21 pH 
 
 
Table 2.8. Labove equivalent inductance for a shared via design 
 
PEEC Model PMSR Circuit 
Analytical Solution from 
Reduced Model 
EMC Studio 
411 pH 406 pH 403 pH 361 pH 
 
 
2.4.2. Doublet Design. The doublet configuration for mounting decoupling 
capacitors with alternating power/ground-reference vias was proposed in [12]. The 
authors suggest using the alternating doublet design which has the lowest effective Lbelow 
inductance. Here, the Labove of the doublet configuration is investigated. To compare with 
other designs, the same dimensions are used for the doublet design as was used for the 
shared via. The distance between the vias is maintained at 1 mm. Top and side views for 
the alternating doublet configuration are shown in Figure 2.20 and Figure 2.21 
respectively. 
Using the PMSR technique, the PEEC model was reduced to an equivalent 
simplified circuit model as shown in Figure 2.22. In Figure 2.23 the circuit diagram of the 
equivalent model is presented in an intuitive way. The equivalent model is intuitively 
related to the geometry of the structure as shown in Figure 2.24. 
The self and mutual open loop inductances generated using the PMSR technique 
on the simplified circuit are listed in Table 2.9.  
To validate the equivalent circuit, Labove for the circuit (Figure 2.23) can be found 
analytically using (28), (29) and (30). For simplicity, plane inductances have been 
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Figure 2.20. Top view of the doublet decoupling capacitors connection method. The 
























Labove equivalent inductance of the system obtained from PEEC method, EMC 
Studio and PMSR circuit are listed in Table 2.10. 
The values of Labove obtained from PEEC method, EMC Studio and PMSR are 
listed in Table 2.10. The difference between EMC Studio and PEEC is 12%. This 
difference is again related to the via model assumption and is within the acceptable range. 
Additional inductance is added in the EMC Studio model as lumped port is defined on a 1 
mm long wire segment in order to excite both power vias at the same time. We cannot 
avoid wire inductance, but we can make it small as compared to the system inductance by 
increasing the wire diameter. Analytical solution for the reduced circuit using (28), (29) 
and (30) is 7% lower than the PMSR solution because plane inductances are neglected.  
 
 
Table 2.9. Self and mutual open loop inductances of the simplified circuit obtained using 
PMSR method for the doublet design 
 
Lp11,via Lp22,via Lp33,via Lp44,via 
20 pH 20 pH 20 pH 20 pH 
 
Lp12,via Lp13,via Lp14,via Lp23,via Lp24,via Lp34,via 
2.9 pH 2.0 pH  2.9 pH 2.9 pH 2.0 pH 2.9 pH 
 
Lol11,trace Lol22,trace Lol12,trace 




Table 2.10. Labove equivalent inductance for the doublet design 
 
PEEC Model PMSR Circuit 
Analytical Solution from 
Reduced Model 
EMC Studio 




2.4.3. Shared Pad Design. The third proposed connection method for connecting 
two decoupling capacitors is when they are sharing big pads. The geometry of the two 
capacitors mounted on the shared pad is shown in Figure 2.25. For consistency with other 





Figure 2.25. Top view of the shared pad decoupling capacitors connection method 
 
 
Using the PMSR technique, the PEEC model was reduced to the equivalent 
simplified circuit model shown in Figure 2.26. In Figure 2.27 the circuit diagram of the 
equivalent model is presented in an intuitive way. The equivalent model is intuitively 
related to the geometry of the structure as shown in Figure 2.28. 
The self and mutual open loop inductances of the simplified circuit using PMSR 





















The Labove equivalent inductance of the system obtained from PEEC method, 
EMC Studio, and PMSR are listed in Table 2.12. The difference between the EMC 
Studio simulation and PEEC result is 9%. 
 
 
Table 2.11. Self and mutual open loop inductances of the simplified circuit obtained 
using PMSR method for the shared pad design 
 
Lp11,via Lp22,via Lp33,via Lp44,via 
20 pH 20 pH 20 pH 20 pH 
 
Lp12,via Lp13,via Lp14,via Lp23,via Lp24,via Lp34,via 
2.9 pH 1.3 pH 1.2 pH 1.3 pH 1.2 pH 2.9 pH 
 
Lol11,cap Lol22,cap Lol11,trace Lol22,trace Lol33,trace Lol44,trace 
248 pH 210 pH 246 pH 212 pH 314 pH 225 pH 
 
 
Table 2.12. Labove equivalent inductance for the shared pad design 
 
PEEC Model PMSR Circuit EMC Studio 




PMSR method enables one to create simple lumped element circuit models from 
complex PEEC models. These models reflect the physics of the system and hence have 
good correlation with the geometry of the structure. Generating physics based models 
which are tightly correlated to the geometry is the core idea of the PMSR method. The 
PMSR method was applied to three decoupling capacitor connection methods. According 
to the equivalent circuit model of the shared via design it can be observed that the total 




as the current direction is the same through the L11,trace and L22,trace. In the shared via 
design, the via and trace inductances are in series which add up resulting in a higher 
equivalent inductance. However, for the doublet design, two power/ground loops are 
summed up as a series inductance and then treated as a parallel loop inductance. Parallel 
connection here reduces the total equivalent inductance significantly as compared to the 
shared via design which is connected in series. Based on the derived partial inductance 
parameters, it was shown that the shared pad design was most effective at reducing the 
connection inductance. The shared pad design yields the least equivalent inductance as 
compared to the doublet or shared via design. Complex analytical solution for the shared 
pad design can be obtained using a Y to Δ or Δ to Y conversion for equivalent impedance 
calculations. Due to multiple such conversions, the intuitive representation of the physics 
is lost. However, once the simplified model is obtained, by using spice solvers one can 
arbitrarily change the partial element quantities and observe the impact on the input 
impedance. By identifying the partial elements which have the most significant impact on 
the input impedance, these can be related back to the dominant part of the geometry. 
Based on the equivalent circuit of the doublet design, it can be noted that the 
mutual open loop inductance between two trace loops is small as compared to the self 
open loop inductance. Thus partial and open loop inductances of the via and trace do not 
have much effect on the equivalent inductance. It is expected that by increasing distance 
between the vias (with same trace length) will have no significant impact on the 
equivalent inductance. However, making this change effects the Lbelow equivalent 
inductance. As a design guideline for reducing equivalent inductance of the system, 
traces and pads should be as wide and as close to each other restricted only by the 
manufacturing process. In this way self inductance of the traces and pads will decrease 
with increasing current flowing area. 
The PMSR technique can be applied to any complex design structure and would 
enable us to obtain its equivalent physics based circuit model. In this study, the internal 
inductance of the capacitors was not taken into consideration. As a future study, these 
internal inductances (self and mutual between the different decoupling capacitors) can be 
added to the designs which would result in a more complex circuit model but with 




3. ALIEN CROSSTALK 
3.1. INTRODUCTION 
BroadR-Reach® is a point-to-point Ethernet Physical Layer (PHY) standard, 
which is used in automotive applications [15]. This technology allows full-duplex 
communication between two devices over a single, unshielded twisted pair cable. 
Systems with a BroadR-Reach® Ethernet PHY should meet automotive Electromagnetic 
Compatibility (EMC) requirements.  
The BroadR-Reach® protocol realizes simultaneous transmit and receive 
operations through an unshielded twisted pair cable at 100Mb/s. In test applications, there 
is a bundle of 6 UTPs, making this a problem of one victim pair with 5 aggressors [16]. 
Alien crosstalk is generally present when cables are bundled together. Alien crosstalk is 
defined between more than one link segments. Alien noise may also consist of unknown 
sources outside the cabling that couple into the link segment via electric and magnetic 
fields. The self-crosstalk noise from the nearby duplex channel in the pair can be 
cancelled using digital signal processing techniques, whereas alien crosstalk from an 
alien connection cannot be cancelled in the same fashion. The transmitted signal from an 
alien crosstalk noise source is not available to the PHY of the disturbed duplex channel. 
There is a lot of ongoing research regarding crosstalk analysis. Statistical models 
for hand-assembled cable bundles are investigated in [18] and [19]. Statistical single wire 
bundle model with cross-sectional analysis of RLGC parameters was developed. Spice 
based models were developed for each cross-section and the radiated field was predicted 
and validated with experiments. In [20], a T-network model for estimating the statistical 
crosstalk variation in cable bundles was proposed. The T-network method approximates 
the cable as cascaded segments of multi-conductor transmission lines, which results in 
fast calculation times as compared to SPICE analysis. These above mentioned references 
deal with cable bundles but do not discuss on the connector effects.  
In order to determine the near-end coupling parameters, an experimental 
methodology based on VNA measurements was developed in [21]. An equivalent circuit 
model was created to predict the single-ended and differential crosstalk below 400 MHz. 




connector shell, as predicted by [24]. Equivalent low-frequency models with strong 
dominating inductive or capacitive coupling at the near-end have been proposed in [22]. 
The worst-case coupling scenarios with the dominant type of coupling were identified. 
As mentioned in [22], the same methodology cannot be applied to far-end crosstalk 
estimate, because inductive and capacitive coupling are out of phase and equally 
dominant at the far end. 
Power Sum Near End Crosstalk (NEXT) and Far End Crosstalk (FEXT) measured 
for a 26 AWG and a 24 AWG twisted pair cable bundle was analyzed in [23] based on 
T1.417 standard. NEXT and FEXT coupling levels are compared for different number of 
cable bundle pairs.  
All the listed work relates to the development of statistical cable bundle models or 
equivalent circuits for the coupling model at the near end. In this work effects of different 
brands of cable bundles with different lengths of untwisted region on near-end and far-
end coupling is analyzed. One of the objectives of the work is to determine which one of 
two brands of cables has the best performance. The communication channel in physical 
layer of the BroadR-Reach® protocol consists of two inline connectors connecting three 
5 m cable bundle segments. Performance of the full channel (with inline connectors) 
should meet standard limits. Adding a connector in the UTP means that a certain length 
of untwisted region will be added in the channel. Coupling in the untwisted region may 
result in a signal degradation and increase in crosstalk. Investigation of the maximum 
acceptable untwisted region is necessary.  
   
 
3.2. ALIEN CROSSTALK 
Near-End Crosstalk (NEXT) and Far-End Crosstalk (FEXT) concepts are 
conceptually different from Alien Near-End Crosstalk (ANEXT) and Alien Far End 
Crosstalk (AFEXT) respectively. NEXT and FEXT are defined within the link segment, 
whereas ANEXT and AFEXT are defined between more than one link segment as shown 





According to IEEE standard definition for Ethernet, a link segment is an electrical 
connection between networking devices using a shared medium. A duplex channel is a 
communication system for connecting two devices that can communicate with each other 
in both directions at the same time. 
In BroadR-Reach® communication 100BASE-T1, one pair of unshielded twisted 
pair is used. Thus, there is no Near-End Crosstalk (NEXT) or Far End Crosstalk (FEXT) 
in the link segment because it consists of only one pair. 
The self-crosstalk noise from the nearby duplex channel in the link segment can 
be cancelled using digital signal processing techniques, whereas the alien crosstalk from 
an alien connection cannot be cancelled in the same fashion. The transmitted signal from 
an alien crosstalk noise source is not available to the physical layer (PHY) of the 
disturbed duplex channel. 
Since the transmitted signal from the alien noise source in one cable is not visible 
on the other cable, cancellation cannot be performed. When there are multiple pairs of 
UTP cables bundled together, where each pair carries a 100 Mb/s link, then each duplex 
link is disturbed by the neighboring links, degrading the signal quality in the victim pair. 
In the test application, a bundle of 6 UTPs, creates a “one victim, 5 aggressor” scenario 











Figure 3.2. 5-around-1 UTP cable bundle 
 
 
In order to limit the near end crosstalk noise for a 5-around-1 UTP cable bundle 
(up to 15 m cable length and two inline connectors, equally spaced at 5 meter and 10 
meter distances), the Power Sum Alien Near-End Crosstalk (PSANEXT) loss should 






PSANEXT     (31) 
  
where f is the frequency ranging from 1 MHz - 100 MHz. 
Moreover, the Power Sum Alien Equal Level Far End (PSAELFEXT) for a 5-
around-1 UTP cable bundle (up to 15 m length cable and two inline connectors, equally 






PSAELFEXT     (32) 
 
where f is the frequency ranging from 1 MHz - 100 MHz. 
The computation of PSAELFEXT is consistent with the computation of power 




used in ISO/IEC TR 24750 and in the 1
st
 amendment to the second edition of ISO/IEC 
11801. 
Power sum alien NEXT loss is determined by summing the power of the 
individual pair-to-pair differential alien NEXT values. PSANEXT is defined between a 
link segments as in (33): 
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where ( ) , ,AN f i j N  is the magnitude in dB of the alien NEXT loss at frequency f  of 
the individual pair combination i  (1 to n) of the disturbing link j  (1 to m) for each 
disturbed pair .N  
For calculating PSANEXT of one victim, the differential insertion loss,
ddijS , 
parameter between all aggressor pairs and victim pair between the link segments should 
be measured at the near-end.  
Power sum alien ELFEXT is determined by summing the power of the individual 
pair-to-pair differential alien ELFEXT as shown in (34): 
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where ( ) , ,EL f i j N  is determined using equation (35) as the magnitude in dB of the alien 
ELFEXT of the coupled length at frequency f  of the individual pair combination i  of 
the disturbing link j  for each disturbed pair N  corrected by subtracting the 1010log  ratio 
of the disturbed length insertion loss to the coupled length insertion loss. The coupled 
length is the length of cabling over which the crosstalk coupling can occur. 
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, ,( )i j NAELFEXT f  is determined using equation (36) as the difference of the 
magnitude in dB of the Alien FEXT of the coupled length at frequency f  of the 
individual pair combination i  (1 to n) of the disturbing link j  (1 to m) for each disturbed 
pair N and the insertion loss of the coupled length: 
 
 
, , , , , ,( ) ( ) ( )i j N i j N i j NAELFEXT f AFEXT f CoupledlengthIL f    (36) 
 
where 
, ,( )i j NCoupledlengthIL f  is determined as the minimum of the insertion loss of the 
disturbed pair N and the disturbing individual pair i  (1 to n) of the disturbing link j  (1 
to m). 
For calculating PSAELFEXT of one victim, the differential insertion loss,
ddijS , 
parameter between all aggressor pairs and the victim pair in the link segments should be 
measured at the far-end. 
 
 
3.3. MEASUREMENT PROCEDURE AND TESTING EUTS 
In order to calculate PSANEXT for a 5-around-1 UTP configuration, (33) can be 
re-written as (37). This rewrite is possible because the number of duplex channels in the 
link segment equals to one ( 1m  ) and number of aggressor link segments, for pair 1 
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Equation (35) for Equal Level (EL) calculation will be simplified to (39) because 
lengths of all the pairs are the same (15 m). 
 
 
,1 ,1( ) ( )i iEL f AELFEXT f   (39) 
 
Thus the insertion loss for each pair is nearly equal, which results on the 1010log  ratio of 
insertion loss to be equal to 0. This simplification is described in Figure 3.3. 
Two 5-around-1 cable bundles with Leoni Dacar 546 and 545 UTPs, with and 
without inline Circular Plastic Connector (CPC) are tested for meeting PSANEXT and 





Figure 3.3. Simplification of Equal Level calculation 
 
 
3.3.1. Alien Crosstalk for 5-around-1 Cable Bundle. Two EUTs were 
constructed for Leoni Dacar 546 and 545 UTPs bundle as shown in Figure 3.4 and Figure 
3.5, respectively. Two 15m, 5-around-1 cable bundles are wound around the hollow 
cylindrical ground structures. Cable spacing varied between 6 mm to 9 mm. A 1 mm 
thick foam material was used all around the ground structure to maintain a uniform 
spacing of the cables over the ground structure as shown on Figure 3.6 a. Each wire was 
loaded with a single-ended 50 ohm SMA termination. Wire to SMA adapter PCB with 50 
ohm microstrip traces were placed at the end of the bundles. PCB ground plane was 
connected to the global cylindrical reference structure with 90 degree aluminum angle 




Six UTPs create a 24 single-ended and/or 12 mixed mode port network system as 
presented in Figure 3.7. It is expected that the middle pair in the bundle will have the 
highest level of alien crosstalk, because power from all 5 aggressors are coupled from all 
directions with the smallest separation distance [16]. Thus, in the test application, the 
middle pair is assumed as a victim and the 5 pairs around it as aggressors.  
Port 1 is an observation point for detecting coupling from other ports. ANEXT is 
defined between victim port 1 and aggressor ports 2, 3, 4, 5 and 6 at the near end. 
ANEXT is differential pair to pair coupling
ddijS  in dB, where 1i   and j 2, 3, 4, 5 and 
6. Meanwhile, AFEXT exists between victim port 1 and aggressor ports 8, 9, 10, 11 and 
12. AFEXT is differential pair to pair coupling
ddijS  in dB, where 1i   and j 8, 9, 10, 
11 and 12. Insertion loss between port 1 and port 7 is 



















Figure 3.6. a) A 1 mm thick foam material is placed between the cables and the ground 





Figure 3.7. A 24 Single-ended and 12 mixed mode network system 
 
 
Measured ANEXT at the near end and AFEXT at the far end for Leoni Dacar 546 
and 545 cable bundles are shown in Figure 3.8 and Figure 3.9, respectively. Insertion loss 
for pair 1 is shown in Figure 3.10. For the differential S parameter measurement a Vector 












Figure 3.9. AFEXT for a) Leoni Dacar 546; b) Leoni Dacar 545 cable bundle 
 
 
Using (37) PSANEXT for victim pair 1 can be calculated from measured 
ANEXTs. The two cable bundle results are compared in Figure 3.11 a. Both cable bundle 
pass the standard limitation, defined using (31), with 8 dB margin at 100 MHz. 
PSAELFEXT is calculated based on measured AFEXT and victim pair insertion loss 


























































































































































compared. Dacar 546 and 545 cables pass the PSAELFEXT standard requirements with 8 










Figure 3.11. a) PSANEXT and b) PSAELFEXT for Leoni Dacar 546 and 545 compared 



















































































































































Table 3.1. Vector Network Analyzer settings 
 
Parameter Value 
fstart   100KHz 
fstop   1GHz 
Sweep type   Logarithmic 
Sweep points   1601 
Output power   -10dBm 
IF bandwidth  70 KHz 
Data calibration kit Mechanical calibration kit 
Averaging function   Deactivated 
Smoothing function Deactivated  
 
 
3.3.2. Alien Crosstalk for 5-around-1 Cable Bundle with Inline Connector. A 
physical layer is defined according to Figure 3.12 in the standard [15]. Two equally 
spaced inline connectors connect the 5 m cable bundle pieces. Link segment including 
inline connectors should meet standard limits as defined in (31) and (32). Circular Plastic 
Connectors (CPC) are widely used in automotive applications for low frequencies. Here, 
CPC suitability for BroadR-Reach® protocol is tested at higher frequency ranges.  For 
placing twisted wire pairs inside the connector, the UTPs are untwisted and placed as 
parallel single wires. The untwisted region in the UTP results in differential to common 
mode conversion and signal degradation. Effect of the untwisted region may prevent 
meeting the standard limits.   
Generally the CPC length is about 5 cm, thus at least a 5 cm untwisted segment is 
added to the cable bundle. Most often, wire placement in the CPC is manual, which 
results in an additional 1 cm untwisted region at both female and male sides. This makes 
the total untwisted region length at least 7 cm as shown in Figure 3.13 a. In real 
applications the CPC is placed inside an outer socket, which encases all the untwisted 




CPC, which makes the total untwisted length nearly 25 cm as shown in Figure 3.13 b. 
Considering the minimum and maximum untwisted regions, the CPC was added in the 
middle of the Leoni Dacar 546 cable bundle as shown in Figure 3.14 and Figure 3.15, 
respectively.    
PSANEXT and PSAELFEXT measurements are performed in the same way as 
described in section 3.3.1. ANEXT, AFEXT and victim insertion loss for 7 cm and 25 cm 
untwisted segments are shown in Figure 3.16, Figure 3.17 and Figure 3.18, respectively. 
Based on the ANEXT and AFEXT measurements, power sum alien crosstalk 
were calculated for minimum and maximum untwisted lengths for the Leoni Dacar 546 
UTPs cable bundle. As shown in Figure 3.19, the CPC connector passes PSAELFEXT 






Figure 3.12. BroadR-Reach® link segment definition 
 
 
Alien crosstalk analysis shows that the untwisted region in the bundle has 
significant undesirable effects on the coupling. Reducing the length of this untwisted 
segment is necessary, which cannot be achieved with the CPC connector plus socket 









Figure 3.13. Due to CPC configuration a) minimum 7 cm and b) maximum 25 cm 





Figure 3.14. Measurement setup for Leoni Dacar 546 cable bundle with an inline CPC 





Figure 3.15. Measurement setup for Leoni Dacar 546 cable bundle with an inline CPC 




















































































































































































































































Figure 3.19. a) PSANEXT and b) PSAELFEXT for Leoni Dacar 546 with CPC is 
compared to the standard limit 
 
 
3.3.3. Effect of an Inline Connector on Alien Crosstalk. The test setup shown 
in Figure 3.20 was built in order to determine the effect of the untwisted region of the 
cable around the connector. The setup uses a 36 cm long Leoni Dacar 546 UTPs cable 
bundle and is tested with and without the CPC connector for different untwisted lengths 
as shown in Figure 3.21. In Figure 3.22 a and b PSANEXT and PSAELFEXT for the 






































PSANEXT for Pair 1
 
 




































PSAELFEXT for Pair 1
 
 


























Based on measurement results shown in Figure 3.22 a, the power sum at the 
victim pair increases by over 20 dB with a 7 cm untwisted length compared to a cable 
bundle with no untwisted length. A 10 dB change is observed in the far-end, by 
























































































PSANEXT and PSAELFEXT for a 15 m Leoni Dacar 546 cable bundle tested in 
3.3.2 is compared to the test setup in Figure 3.23 a and b respectively. PSANEXT is 
dominated by the untwisted length and is independent of the total cable length. At the 
near-end, there is no significant effect of the twisted pair. At the far end, the power sum 
ELFEXT increases gradually by increasing the length of the untwisted region. This can 






Figure 3.23. a) PSANEXT and b) PSAELFEXT for test setup comparing two cable 




Power sum alien near-end and equal level far-end crosstalk measurement 
procedure has been described. Power sum alien crosstalk was characterized at the near 
and far end for a Leoni Dacar 546 and 545 having 6 UTPs bundled as a cable. As far as 
both cables are well twisted, coupling between them is low, thus standard limits are met. 
PSAELFEXT of Leoni Dacar 545 is 2 dB lower than for Dacar 546 cable bundle. 
However, this variation is caused by statistical cable bundle alignment.  
Effect of the untwisted region length in the cable bundle was analyzed. As 

































PSANEXT for Pair 1
 
 
15m Bundle - 7cm Untwisted
15m Bundle - 25cm Untwisted
36cm Bundle - 7cm Untwisted




































PSAELFEXT for Pair 1
 
 
15m Bundle - 7cm Untwisted
15m Bundle - 25cm Untwisted
36cm Bundle - 7cm Untwisted





measurement results, an inline connector in the middle of a 15 m 6 UTP cable bundle 
with a 25 cm long untwisted region fails the PSANEXT standard limitation by 4 dB at 
100 MHz, while the same bundle without it passes the standard by a margin of 8 dB at 
100 MHz. Base on the measurement result analysis, the total untwisted region length 
should not exceed 7 mm for meeting standard limits. Thus a CPC connector cannot be 
used for Broad-Reach® protocol applications. 
In a future study, approximate equivalent circuit models for capacitive and 
inductive coupling should be developed for near-end and far-end crosstalk analysis. 
Approximate statistical description for crosstalk as a function of connector length should 
be developed. Study of other types of connector (other than CPC) and their effects on 
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